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 
Abstract²The three-phase two-level voltage source converter 
(VSC) is widely employed in power conversions between AC and 
DC for its four-quadrant operation and control flexibility. 
However, it suffers from the low output voltage range with a 
peak value of half DC-link per phase, which necessitates the use 
of either high DC-link voltage or bulky step-up transformer to 
enable the medium voltage operation. Additionally, the high 
common mode (CM) voltage between AC loads neutral points 
and ground may reduce the service life and reliability of electric 
machinery. In this paper, a three-phase AC side voltage-doubling 
VSC topology with intrinsic Buck-Boost cell is analyzed. By this 
configuration, the AC side voltage is doubled with the phase peak 
value equal to DC-link. That is, only half of the DC side capacitor 
bank is needed to generate the same output voltage. The 
proposed converter uses its buck-boost cell as a virtual voltage 
source to synthesize negative half of the output voltage by 
modulating its output AC phase voltage around the negative bus 
(which is the real zero when grounded). This permits the average 
CM voltage to be suppressed to zero, and loads connected to 
converter AC side not to withstand any DC voltage stress 
(reducing the insulation requirement). Modeling and control 
design for both rectifier and inverter modes of this converter in 
synchronous reference frame have been investigated to ensure a 
four-quadrant three-phase back-to-back system. Experimental 
results have verified the feasibility and the effectiveness of the 
proposed configuration and the designed control strategies. 
 
Index Terms² AC side voltage-doubling, Common mode 
voltage suppression, Intrinsic Buck-Boost Cell, Three-phase 
Back-to-Back system, Four-quadrant operation. 
I. INTRODUCTION 
ower electronics based energy conversion systems have 
achieved deep penetration in low, medium and high 
voltage applications such as power transmission and 
reactive power compensation, grid interfacing of renewable 
energy, machine drives, etc. Since traditional AC grids still 
dominate in power systems, AC power conversion involving 
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amplitude regulation, phase and frequency control, active 
power and reactive power management for utility/micro-grid 
applications has always drawn many attentions of both 
academia and industry.  
The back-to-back (B2B) VSC configuration is widely used 
among various AC conversion solutions for its superiority on 
control simplicity, voltage utilization over the Matrix 
Converter and dynamic performance over other current source 
converter based solutions [1, 2]. This is because it offers four-
quadrant operation ability, decoupling of the two connected 
AC sides and independent control of active/reactive power. 
Nowadays, VSC together with its B2B configuration have 
overstepped the traditional power traction area and spread into 
the utility applications, such as PV (photovoltaic) grid 
connection, wind energy interfacing, flexible AC and high 
voltage DC transmission systems (FACTS and HVDC) [3-9]. 
 
Fig. 1 Three-phase two-level voltage source converter. 
The three-phase two-level converter depicted in Fig. 1 is 
widely accepted for AC-DC and DC-AC power conversion 
systems in research and industry. However, in this topology, 
the peak value of AC side voltage per phase cannot exceed 
half of DC link voltage with traditional Sinusoidal Pulse 
Width Modulation (SPWM). Although the Triplen Sinusoidal 
Pulse Width Modulation (TSPWM), Space Vector Modulation 
(SVM) and Selective Harmonic Elimination (SHE) methods 
have been developed to extend the fundamental voltage output 
range in AC side, the increase is not obvious (15.5% for 
TSPWM/SVM, and slightly larger for optimized SHE) [10]. In 
addition, three-phase balanced conditions should be 
guaranteed to insure this extension in voltage utilization, 
otherwise, low order harmonics will be observed in the line-
to-line voltages and line currents. This is because zero 
sequence components will emerge in phase voltage when it 
goes beyond the envelopes of the positive and negative DC-
link, which can only be neutralized under three-phase 
balanced situation. Therefore, operation in medium and high 
voltage applications requires high DC-link voltage (minimum 
of twice peak fundamental voltage) or the bulky step-up 
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transformer for voltage matching, which in turn increases the 
system cost, size and weight. 
The CM voltage between AC and DC sides is inherent for 
all bridge type solutions. The three-phase two-level VSC in 
Fig. 1 may impose DC voltage stress on the AC side loads 
depending on the adopted grounding arrangement [11, 12]. 
When the negative terminal is grounded, the output phase 
voltage relative to real ground varies around half DC-link, and 
this requires the AC loads to be able to withstand DC voltage 
stress [13]. Furthermore, the voltage fluctuation around half 
DC-link on the load neutral point may exacerbate the bearing 
voltage problem in machine drives such as wind turbine 
interfacing. The split DC-link capacitor with parallel 
balancing resistors can be employed to address the problem of 
DC voltage stress and reduce the impact of the CM voltage. 
However, this solution is less attractive as it introduces 
additional loss and cost.  
A certain case under the spotlight recently is the 
transformerless PV integration area where many efforts have 
been made to diminish this CM component across the parasitic 
capacitor between the PV arrays and ground. The H5, H6 and 
HERIC schemes are candidates to suppress the CM leakage 
current [14]. However, the CM voltage component still exists 
and keeps constant in these situations. The virtual DC bus 
concept [15] and HA4S converter [16] have been advanced to 
eliminate the CM voltage by direct connection between 
ground terminals. Unfortunately, the solutions above are in 
single-phase application and originate from the H-bridge 
topology. Thus, it is difficult to transplant these derived 
converters directly into three-phase condition. 
In this paper, a three-phase AC side voltage-doubling 
(ACVD) converter with intrinsic Buck-Boost cells (IBBCs) 
has been proposed, which can generate the AC phase voltage 
with a maximum peak value equal to full DC-link voltage, 
doubling the output range of the traditional three-phase two-
level VSC. On the other hand, the DC-link can be halved 
when the same output voltage is demanded. Consequently, 
either the line transformers or the DC capacitor bank can be 
reduced to form a compact and cost-efficient system. In 
addition, the dv/dt problem can be largely relieved by the 
reduced DC-link voltage. Since the proposed topology inherits 
a real ground fixed at negative bus, its output phase voltage is 
modulated around this ground. As a result, DC voltage stress 
exerted on the AC loads can be suppressed to zero, and this 
will suppress the magnitude of CM voltage to an average of 
zero, as seen by the load neutral points. Hence, reduced 
bearing voltage/current can be expected. Further employment 
of either composited hardware configuration or optimized 
modulation strategy can eliminate the high frequency 
components of the CM voltage, which is beyond the scope of 
this paper [17-19]. The ACVD converter is capable of being 
employed in PV integration, wind energy interfacing and 
distributed FACTS areas potentially. The rest of the paper is 
organized as follows. Operational principle of the proposed 
converter is described in Section II. Section III analyses the 
voltage and current stresses on the power switches and 
presents some design issues for passive components. In 
Section IV, modeling process of the three-phase ACVD-VSC 
for inverter and rectifier modes in synchronous reference 
frame (SRF) is established. Then, Section V presents the 
design of the control strategies minutely. Afterwards, 
experimental verifications are presented in Section VI to 
confirm the validity of the proposed converter. Finally, 
conclusions drawn and highlight of major findings are 
summarised in Section VII. 
II. OPERATIONAL PRINCIPLE OF THE ACVD CONVERTER  
The proposed three-phase ACVD-VSC is shown in Fig. 
2(a), where the IBBC is inserted into each phase of two-level 
converter to achieve an extended output voltage range. The 
single-phase circuit under inverter mode depicted in Fig. 2(b) 
clarifies the structure of the topology in detail. It can be seen 
that the IBBC consists of L1 and C1, while L2 and C2 make up 
the output stage filter. The two power switches S1 and S2 
conduct complementarily. Furthermore, Vdc is the input 
voltage, and i1, v1, i2 and v2 represent the four state variables 
on the passive components L1, C1, L2 and C2 respectively. 
Notice that v1 should be reversed relative to the input voltage 
to ensure the magnetic reset of the flux linked in L1. Similarly, 
i1 and i2 are also in opposite directions to keep the voltage 
balance on C1.  
 
  (a)                                                 (b) 
Fig. 2 Proposed ACVD Converter: (a) configuration in three-phase 
(without filter); (b) single-phase unit operated in inverter mode.  
Operation of the proposed converter can be described 
using two modes as follow: 
Mode 1: S1 is turned on. Output voltage v2 fed from Vdc is 
generated relative to ground. Also, this mode creates a zero 
loop of inductor L1 and capacitor C1 for charging the buck-
boost capacitor with reversed polarity as Vdc.   
Mode 2: When S2 is on, the IBBC capacitor is employed as 
a virtual voltage source to generate the negative voltage on the 
output. The inner inductor L1 is also charged to store energy to 
get ready for the energy transfer in the subsequent switching 
cycle. 
 
Fig. 3 Steady state waveforms of the proposed converter in a stationary 
operation point when v2, i2 are positive and i1 is negative 
Fig. 3 demonstrates the steady state waveforms of the 
proposed converter in a fixed operation point with the 
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assumption that v2, i2 are positive and i1 is negative. The output 
voltage v2 always falls inside the envelope combined by input 
voltage and IBBC voltage, which guarantees the energy 
balance in the inductance. Similarly, the inductor currents i1 
and i2 will charge and discharge the capacitors in each 
switching cycle to obtain the composed voltage outputs.  
In further, the four-quadrant operation of the ACVD-VSC 
is interpreted by Fig. 4. In Fig. 4(a) and Fig. 4(b), i2 flows out 
of the converter to the load, accordingly i1 should either 
discharge C1 or feed its stored energy back to the DC-link. 
The alternative situation where i2 flows into the converter 
from the load and i1 draws energy from the DC side to deliver 
it to C1 can be seen in Fig. 4(c) and Fig. 4(d). Thus, it is 
concluded that the proposed converter is a qualified candidate 
for the four-quadrant operational VSC applications. 
 
(a)                              (b) 
 
 (c)                              (d) 
Fig. 4 Switching modes for the proposed converter to implement four-
quadrant operation: (a) S1 turns on with outflow load current; (b) S2 
turns on with outflow load current, (c) S1 turns on with inflow load 
current, (d) S2 turns on with inflow load current. 
Based on the above analysis, the differential equations that 
describe the dynamics of the proposed converter are 
interpreted in (1), 
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1 1
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2
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2
2 2
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where u is the switching function defined as follows, 
          
1
2
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­ ®¯                           (2)                                                  
Considering the case where switching frequency is 
sufficiently high compared to fundamental frequency of the 
AC voltage being synthesized, the assumption that all the state 
variables can be viewed as constant is valid. Therefore, the 
derivative terms in (1) can be set to zero, and the average 
value of the switching function u over one switching period is 
equal to the duty cycle D, then equation (1) is reduced to: 
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                (3)                    
After algebraic manipulation of first and third equations in 
(3), voltage transfer ratio of proposed converter is obtained as: 
         
2 12
dc
VM
V D
  
                           (4) 
Fig. 5(a) shows the plot of M versus D and it is observed 
that a bipolar voltage output can be achieved when the duty 
cycle varies around 0.5. 
 
(a) 
 
(b) 
 
 (c) 
Fig. 5 Voltage output range and modulation for the proposed converter: 
(a). voltage transfer ratio vs. duty cycle; (b). AC side output voltage 
range; (c). open loop modulation strategy based on transfer ratio. 
From Fig. 5(b), the maximum modulation index is 1pu for 
the peak value of phase voltage (Vdc), which is twice of that in 
two-level converter (½Vdc). In addition, triplen harmonic 
injection idea can further extend this range to 1.55pu. 
Equivalently, the output line-to-line peak voltage can reach 
2pu (2Vdc) in that case. Due to this large extension in DC 
utilization, reduced DC-link voltage and dv/dt can be achieved. 
Notice that inner capacitance can be significantly less than 
DC link because of the fluctuant voltage across it. Besides, the 
asymmetry between the two voltage levels synthesized during 
0
VAC
VDC
-VDC
Ȧt
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modes 1 and 2 may potentially distort the output voltage by 
even order harmonics when the modulation strategy in Fig. 5(c) 
is adopted, where Am is the modulation index. Therefore, 
proper converter operation with sinusoidal output voltage and 
current requires countermeasures to be incorporated in the 
modulation strategy to neutralize the negative impact of the 
distortion, which will be investigated in later sections.   
From the above analysis based on single-phase situation, it 
can be found that the DC-link and AC side share the common 
ground. Consequently, in the three-phase three-wire system, 
the average value of the CM voltage between DC-link ground 
and AC neutral point must be zero for any balanced condition. 
III. PERFORMANCE EVALUATION OF VOLTAGE/CURRENT 
STRESS AND INTEGRATED MAGNETIC SOLUTION 
In this section, a brief analysis of the voltage/current stress 
of power switches and some design issues for the passive 
components are demonstrated. The additional IBBC may exert 
some extra voltage/current stress on the devices. So it is 
important to unveil the quantitative relationship between the 
electrical stresses of the semiconductor switches and the 
output power, based on which the guidelines of the device 
selection is provided. Besides, the integrated magnetic 
technique can be employed to integrate the two inductors into 
one magnetic core, compacting the installations and reducing 
the core costs. 
A. Voltage Stress Analysis 
According to (3), the voltage on C1 and C2 are given by (5) 
and (6) respectively. The opposite polarity of Vdc and V1 offers 
the possibility to generate the bipolar voltage on C2. 
1 (1 1/ ) dcV D V                                     (5) 
2 (2 1/ ) dcV D V                                     (6) 
Consequently, the reverse blocked voltage of the power 
switches S1 and S2 can be calculated by (7). 
        1 /RB dc dcV V V V D                              (7) 
In further, since the maximum output-input voltage ratio is 
Am, the voltage stress is then shown by (8). 
(2 ) (2 sin )mRB dc dcV M V A t VZ                 (8) 
It is noticed that the duty cycle D varies from 0.33-1.0 in 
the maximum output condition when Am reaches the peak 
value 1. The maximum voltage stress on the power switches of 
the proposed converter is two times of DC voltage plus peak 
of the output phase voltage. Compared with the two-level 
topology, voltage stress will increase by 50% in extreme 
conditions. However, this increase in voltage stress is logical, 
because the presented ACVD converter holds the same DC 
utilization as full-bridge converter but with half number of 
switches. In other words, it has same number of switches as 
two-level topology but with twice DC link voltage utilization. 
This attribute is achieved by the incorporation of IBBC. The 
fluctuant voltage across C1 makes small value AC capacitor 
available but causes the increase in power switches [20]. 
B. Current Stress Analysis  
After manipulation of equation (3) for the current state 
variables, equations (9) and (10) are obtained, and observe that 
currents i1 and i2 are in opposite direction, which is necessary 
for the energy balance of the C1. 
1 2(1 1/ )I D I  (9) 
2 2 / oI V R I  (10) 
The current of the IBBC inductor i1 should passes through 
either S1 or S2 to store and release energy alternatively. From 
Fig. 4, the total current for the power switches should be the 
sum of absolute value of the two current state variables. Since 
I1 and I2 are always in opposite directions, the total current 
stress of each power switch can be expressed as in (11). 
1 2 1 2cI I I I I                        (11) 
In general, the power switch current can be in further 
clarified as (12), where ĳ is the power factor angle, Ȧ is the 
angular frequency of the output voltage and Iom represents the 
maximum value of the load current. 
      1 2 ( / ) sin( )c omI I I I D tZ M                     (12) 
Considering (4), the equation (12) then can be developed as 
follows: 
(2 sin ) sin( )c m omI A t I tZ Z M                   (13) 
It can be deduced that some second order harmonic current 
will be introduced by the IBBC. The peak value of the power 
switch current happens when equation (13) reaches the 
maximum. An approximate margin of three times of the load 
current should be considered in practical design. Notice that 
the output current of this converter is to be approximately half 
of that in two-level topology with the same DC-link and same 
power rating since output voltage can be doubled due to the 
introduced IBBC, which makes the current stress not to be a 
problem for the proposed converter. 
C. Passive Device Selection 
                       
                                    (a)                                     (b) 
Fig. 6. Equivalent model of the power path for inner capacitor C1 of 
ACVD converter: (a) S2 is on, S1 is off; (b) S1 is on, S2 is off. 
Since L2 and C2 form the output filter of the proposed 
ACVD converter, L2 and C2 can be selected using well 
established filter design method of the conventional two-level 
VSC as illustrated in [21]. Whilst L1 and C1 are selected based 
on the switching model from AC point of view since all the 
state variables are AC. The equivalent power paths for inner 
capacitor C1 is shown in Fig. 6. When S2 is on and S1 is off, 
inner capacitor C1 is in series with output filter inductor L2 as 
in Fig. 6(a). In order to make the AC component of the voltage 
across C1 follow up the output voltage and avoid the large 
high frequency oscillation on C1, the resonant frequency of C1 
and L2 is placed in the interval of fundamental and switching 
frequencies (f0 and fsw). With L2, C2 and fsw are all known; the 
geometrical mean in (14) is used to calculate C1 as: 
1 2 01/ (2 )   Sr swf C L f f                 (14) 
In the proposed ACVD converter, the inner inductor L1 is 
employed as a buffer for energy transfer from DC-link to C1 in 
the periods where the upper switch of each phase leg is on. 
Additionally, It has similar function as MMC arm inductance, 
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which can limit the inrush current from the capacitor C1 when 
the upper switch of each phase leg is on [22]. In Fig. 6(b), L1 
and C1 are in series. Large L1 value will cause large 
fundamental voltage drop and limit the magnitude of high 
frequency current ripple. In this sense, the characteristic 
impedance of L1 and C1 in (15) should be used as a 
compromise between the output power range and ripple 
current demand. 
0 1 1/ z L C                                      (15) 
D. Potential Use of Magnetic Integration 
 
Fig. 7 Principles of the integrated magnetic solution. 
The IBBC introduces an extra inductor into the proposed 
converter per phase. In order to improve the power density, 
the magnetic integration technique is competent to integrate 
the IBBC inductor and output filtering inductor into one 
magnetic core [23-25]. Fig. 7 interprets the solution for the 
magnetic integration technique, where a three-leg EE type 
magnetic core is employed. Some air gaps are inserted into the 
two outer legs while no air gap exists in the center leg. The 
IBBC inductor L1 is wound around one outer leg and the 
filtering inductor L2 is reversely wound around another outer 
leg. In this way, the magneto-motive force will be distributed 
mostly on the outer legs and the two inductors can be 
decoupled effectively. Fig. 7 shows that the flux linkage of the 
two inductors will be in opposite directions, so the average 
component of the total flux in the center leg is diminished and 
the cross section area of the center leg is reduced. Therefore, 
the power density and the efficiency can be enhanced with the 
proposed magnetic integration method.  
This approach is restricted to low and medium power stages 
at present due to the limited window area of the commercial 
high magneto-conductivity core.  
IV. MODELING OF THREE-PHASE ACVD CONVERTER IN 
SYNCHRONOUS REFERENCE FRAME  
The Park transformation based decoupling model for the 
three-phase two-level VSC is widely employed to implement 
independent control of active and reactive power. Since the 
reference becomes DC value in SRF, zero steady state errors 
are expected with proportional-integral (PI) controller. In this 
section, the modeling of the proposed ACVD-VSC in SRF is 
performed to establish an insight view of the control design. In 
order to establish a general law for the operational analysis 
and control design, resistive load conditions have been 
assumed here and in the upcoming control design section. For 
proper design, the load current can be treated as a new state 
variable. Thus, the order of the state space equations and 
transfer functions that describe the proposed converter will 
increase. Besides, extra measurements are necessary. However, 
the overall procedure stays the same. 
The proposed converter is capable of forming a three-
phase four-wire system, where the DC ground and AC ground 
is connected directly. Thus, each phase can be controlled 
independently. This configuration can be employed in UPS 
and aero-space applications. However, the analysis below is 
only based on three-phase three-wire system. 
A. The Inverter Mode 
 
Fig. 8 Rearrangement for the proposed three-phase inverter. 
The rearrangement of the three-phase ACVD-VSC as an 
inverter is depicted in Fig. 8. From the instantaneous value 
based state space equations in (1) and assumptions in (16), the 
three-phase AC side equations can be expressed as in (17). 
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(17) 
where {va, vb, vc} represents the converter output phase 
voltage (measuring from poles O={O1,O2,O3} relative to the 
ground), and Vdc is the DC side input voltage. Additionally, R 
and r2 are the load and filter reactor (L2) resistances 
respectively. 
With the definition of u in (2), the extended three-phase 
switching function can be denoted as in (18). The converter 
output voltage is then defined in (19). It is noticed that the 
proposed converter exhibits some time-variant behaviour that 
makes the large signal modeling with complete decoupling 
infeasible. Thus, some approximations have been made to 
facilitate the development of the fundamental average model 
which is necessary for control design and simplicity of the 
analysis.  
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      (19) 
To synthesize sinusoidal output voltage based (5), the 
IBBC voltage is expected to contain both DC and AC 
components. According to the previous analysis shown by 
(13), second order harmonic current will emerge in the IBBC 
inductor. Consequently, AC voltage of IBBC capacitor 
contains both the fundamental and the second order harmonic. 
When neglecting the second order harmonic for simplicity, (20) 
is obtained. After application of the classical average method 
to switching function, equation (19) is rearranged into (21), 
which can be simplified as (22), 
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             (22) 
where {da, db, dc} is the duty ratio for each phase, {ma, mb, mc} 
LV WKH HTXLYDOHQW WUDQVIHU UDWLR DQG ³²³ LV WKH DYHUDJLQJ
operator over one switching cycle. 
Furthermore, by defining {mab, mbc, mca}={ma-mb, mb-mc, 
mc-ma}, the switching averaged AC side equations can be 
derived as in (23). The Park transformation with the form in 
(24) is then applied to obtain the equivalent time-invariant 
system. The decoupling model of the proposed ACVD inverter 
in SRF can be finally achieved and demonstrated in (25).  
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(25) 
The previous stated second order harmonic distortion 
problem caused by the IBBC must be treated separately with 
additional control loops to ensure the pure sinusoidal output 
voltage and current, which will be covered in later part. 
B. The Rectifier Mode 
 
Fig. 9 Rearrangement for the proposed three-phase rectifier.    
Fig. 9 shows the proposed ACVD-VSC when it is 
configured as a rectifier. The AC side and DC side equations 
are shown in (26), in which {vgab, vgbc, vgca}={vga-vgb, vgb-vgc, 
vgc-vga} represents the AC input voltage, vdc is the output 
voltage, and icon in (27) is the total current feeding from the 
converter to the DC side. 
Based on the previous approximation, the second order 
current component in IBBC inductor is neglected temporarily. 
From (9) and by utilizing the switching average operator, 
equation (27) is to be developed into (28). After substituting 
(22) and (28) into (26), the standard form of the proposed 
rectifier model is given as in (29). 
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        (29) 
Using the Park transformation to achieve (30), which 
clarifies the model of the proposed ACVD rectifier in SRF.  
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(30) 
Similar with the inverter mode, the o axis is omitted in (30) 
for three-phase three-wire rectifier mode. And second order 
harmonic distortion may happen to the line current if no 
suppression measure is applied. Thus, the eliminating control 
loop is necessary to calibrate the modulating signal to obtain 
line current with low total harmonic distortion (THD).  
C. The Second Order Distortion 
The second order distortion can be explained by using the 
classical transfer function method. Quasi-static analysis is 
employed in this part to unveil the system gain scheduling 
along different operational points.  
Taking the single-phase inverter in Fig. 2(b) with resistive 
load Ro for example, the switching average large signal model 
is shown in (31). The Taylor Series based linearization method 
is employed for a fixed operation point to obtained state space 
equation and transfer function for perturbations near to this 
selected state. In this way, (31) can be linearized into (32). 
Using Laplace transformation to obtain the transfer function 
Gv2d, which is shown in (33). 
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  (33) 
Assuming the DC input voltage is 1p.u. and modulating 
index is 1, when the operation point varies sinusoidally, it can 
be found that the loop gain Kv2d is not constant as that in the 
two-level converter, on the contrary a periodical vibration is 
observed mainly focused on fundamental and second order 
components as shown in Fig. 10. Besides, both the zeroes and 
poles will drift due to the variation of duty cycle. Accordingly, 
the proposed converter will show some second order distortion 
and a thimbleful of third order components as by-products 
when operated in open loop. It is clearly that for the proposed 
converter with normal PI controller and sinusoidal reference, 
the output voltage will wane in amplitude and perform some 
inclination due to the non-uniform distribution of the loop gain 
and the floating poles/zeroes. Consequently, zero steady state 
error is difficult to be achieved by instantaneous value control 
especially under heavy load situations. 
 
                          (a)                                            (b) 
Fig. 10 Loop gain scheduling along sinusoidal operation points: (a). 
loop gain vs. transfer ratio; (b). FFT analysis of the loop gain 
vibration. 
The reason behind this phenomenon is that the proposed 
converter shows some inertia inside and cannot be viewed as 
an ideal amplifier to the modulating signal due to its time 
variant features. Similar situation happens when investigating 
the transfer function Gi2d for the single-phase ACVD rectifier. 
Although sizing of the passive components can relax this 
problem by some extent, the design degree of freedom will be 
constrained and the passive device installation will be huge. 
As a result, software solution is preferred to thoroughly fix 
this issue. The elimination techniques for the distortion 
problems will be clarified in next section.  
V. DESIGN OF THE CONTROL STRATEGIES FOR INVERTER 
AND RECTIFIER MODES USING STATE SPACE  
In this section, the design processes of the controllers under 
both inverter and rectifier modes are to be facilitated in state 
space. Based on the decoupling model of proposed converter 
in SRF, the PI controller is sufficient to achieve zero steady 
state error. The transfer functions can be investigated by using 
the root locus analysis to determine the proportional gain and 
integral rate for the close loop in each control layer.  
A. Control Design for Standalone Inverter Mode  
The proposed converter is operated as a standalone inverter 
in voltage control mode, where the main objective to establish 
stiff AC voltage bus across the load with pre-fined frequency. 
Based on the SRF model in (25) where the voltage vector is 
aligned with the d-axis, the decoupling control scheme 
summarized in Fig. 11(a) is developed. The detailed transfer 
function is derived as follows. 
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(a) 
 
 (b) 
Fig. 11 Control structure in standalone inverter mode: (a). two layers 
decoupling control; (b) overview of the control diagram including the 
second order eliminating loop. 
Rewrite (25) into (34) for simplification, in which terms 
{Ȥd, Ȥq} and {Ȝd, Ȝq} can be obtained from the PI controllers in 
the close loop system.  
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(35) 
From (34), (35) and the definition in (36), the state space 
equations for the direct axis current and voltage loop can be 
derived as in (37).  
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(37) 
In (34), since the quadrature axis holds the same structure 
with direct axis, the transfer functions can be equivalently 
achieved as in (38). 
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Consequently, the current controller reference and the 
modulating signal into the PWM module can be derived as 
(39), which is in accordance with Fig. 11(a). 
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The global state space equations for the direct-quadrant 
decoupling control system can be achieved in (40). 
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(40) 
Recall that the outer loop of the control structure in Fig. 
11(a) regulates the AC voltage at load and sets the reference 
currents (i2d* and i2q*) to the inner current loop. The inner 
current loop regulates the load current and prevents over-
loading of the converter, and it also generates the first version 
modulating signals {mab, mbc, mca}, which will be modified to 
{ma, mb, mc} and then {da, db, dc} for the modulator to 
generate the gating signals for the switching devices.   
Since the proposed converter holds the same structure in 
the SRF for all frequencies with QȦ (where n «
rotational rate under balanced conditions. Thus, the second 
order distortion problem can be solved by adding an 
eliminating loop in -2Ȧ SRF that forces its d-q components to 
zero as shown in Fig. 11(b). Note that the decoupling control 
block for the eliminating loop is the same as that of the 
fundamental voltage and current in Fig. 11(a). Low pass filters 
(LPFs) are employed to achieve the d-q components under 
each frequency. The output of the supplementary loop that 
suppresses the second harmonic is added to the fundamental 
voltage and current loop that responsible for the power 
transfer between converter AC and DC sides. Based on the 
proposed design scheme, it is to be expected that the space 
vector modulation (SVM) method is also applicable to the 
ACVD converter. 
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B. Control Design for Rectifier and Grid-connected Inverter 
Modes 
 For completeness, the control diagram for the proposed 
converter in rectifier/grid-connected inverter mode is depicted 
in Fig. 12(a), where the outer control layers that generate the 
reference currents for the inner current controllers are to be 
determined by the operation circumstance and control target. 
In rectifier mode, unit power factor should be of concerned, 
thus quadrature current command is set to zero, while the 
direct current is decided by the DC voltage controller. In 
distributed energy resource (DER) applications where energy 
management is necessary, the active power (DC side voltage) 
and reactive power control layer will generate the references 
for d-axis and q-axis currents respectively. If the DER 
interfacing inverter is connected to local microgrid, then 
voltage support function may be needed. In this case, the AC 
voltage in the point of common coupling (PCC) should be 
controlled in outer layer [26, 27]. 
 
(a) 
 
 (b) 
Fig. 12 Control structure in rectifier/grid-connected inverter mode: (a). 
two layers decoupling control; (b) overview of the control diagram 
including the second order eliminating loop. 
Taking the rectifier mode for example, the transfer 
functions for the two layers controller can be derived as 
follows. Rearranging (30) into (41) for simplification, in 
which terms {Ȗd, Ȗq} and Ș can be obtained from the PI 
controllers in the close loop system.  
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From (41), (42) and the definition in (43), the state space 
equations for the direct current control loop and DC voltage 
regulation loop can be derived in (44).  
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In (41), since the quadrant axis has the same structure with 
direct axis, the transfer functions can be equivalently achieved 
as in (45). 
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Since the q-axis reference is to be zero, the actual value of 
quadrature current is very small. Based on this approximation, 
the direct current controller reference and the modulating 
signal into the PWM module is then shown in (46), which is in 
accordance with Fig. 12(a). 
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The global state space equations for the d-q decoupling 
control of the proposed rectifier system are then clarified in 
(47). 
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(47)                 
The outer layer with active power controller, reactive 
power controller or DER DC voltage controller situations can 
be solved by the proposed state space approach similarly. The 
overall control scheme including the second order current 
elimination is demonstrated in Fig. 12(b).  
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VI.  EXPERIMENTAL VERIFICATION  
In attempt to substantiate the discussions and analysis 
presented in previous sections, a 2.5kVA prototype of the 
three-phase ACVD converter in Fig. 2(a) is constructed with 
the following specifications: 200V DC-link voltage; AC side 
phase voltage of 170V-ĭ SHDN YDOXH; 10kHz switching 
frequency (fs); 470ȝF DC capacitance (Cd); 2mH IBBC 
inductance (L1); 10 ȝF IBBC capacitance (C1); 5mH AC side 
inductance (L2); and 10 ȝF AC side capacitance C2. In this 
case, the maximum AC output phase voltage is 200V. 
Compared with the 400V voltage stress for conventional VSC, 
the IGBT voltage stresses in ACVD converter are fluctuant 
around 400V with an AC component equal to output voltage 
(this fluctuant voltage can significantly reduce the capacitor 
size). The AC side capacitor voltage and AC side inductor 
current are equal to the output voltage and output current 
respectively. In this demonstration, the Texas Instrument DSP 
TMS320F28335 is used for digital implementation of the 
modulation and control systems in this paper. 
Initially, this prototype is operated in inversion mode to 
demonstrate its ability to cope with different power factors 
(unity, leading and lagging power factors). 
The footprint of the tested prototype is shown in Fig. 13(a). 
To demonstrate the effectiveness of the integration design of 
L1 and L2 as discussed in section III, a low power integrated 
magnetic inductor is built as shown in Fig. 13(b) and tested 
when one of its phases is operated as a single-phase 
standalone inverter from 50V DC-link without incorporation 
of second harmonic compensation loop. The voltage and 
current waveforms of the IBBC are shown in Fig. 14(a). The 
results in Fig. 14(b) have shown that the integrated design of 
the two inductors L1 and L2 is able to work independently in 
one core without any noticeable performance degradation. 
Therefore, the magnetic integration technique is to be an 
effective solution in confine space applications where compact 
hardware design is preferred. Observe that the open loop 
output voltage and its spectrum in Fig. 15 exhibit certain 
amount of second order harmonic, which is in line with the 
previous analysis. In Fig. 15(a), the zero-crossing point drifts 
by 0.4ms and 3.7% of second harmonic can be observed from 
Fig. 15(b). This distortion is expected to be aggravated as the 
power increases, necessitating the incorporation of the second 
order harmonic mitigation mechanism within the converter 
control loop. 
   
                   (a)                                           (b) 
Fig. 13 Photographs of (a). prototype for the power circuit of the 
proposed (three-phase) and its drivers and (b). integrated design of 
magnetic parts (L1 and L2). 
 
(a) 
 
 (b) 
Fig. 14 Voltage and current waveforms of the state variables (5ms/div): 
(a). IBBC inductor current (5A/div) and IBBC capacitor voltage 
(20V/div); (b). Voltage across the two windings in the integrated 
magnetic component (50V/div). 
 
(a) 
 
 (b) 
Fig. 15 Open loop output voltage with second order harmonic 
distortion: (a). output voltage waveform (20V/div, 2ms/div); (b). 
distribution of the base band harmonics. 
In order to eliminate the second harmonic from the output 
voltage (thus, the output current), the control strategy depicted 
in Fig. 11 (a) and (b) involving both fundamental regulation 
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and harmonic elimination is adopted. This time, the proposed 
converter is operated in a three-phase configuration. 
 
Fig. 16 ADC synchronization for asymmetric ripple compensation. 
 
(a)                                    
 
(b) 
Fig. 17 Output waveforms for Standalone inverter mode (2ms/div): (a). 
line-to-line voltage (100V/div); (b) line current under 22ȍ resistive 
load (5A/div). 
Fig. 16 shows the ADC synchronization scheme employed 
to compensate the asymmetric deviation from average value 
during positive and negative half cycles. rp and rn are the 
reference values with 180 degree apart, while Sp and Sn are the 
state variables accordingly. The ADC time tsa will cause some 
drift from the mid-point. Since the voltage/current slopes in 
the positive half cycle and negative half cycle are asymmetric 
for the proposed ACVD converter, some DC bias will appear 
when micro-controller samples one point (multi-times) per 
switching cycle. In another word, sampling process must 
strictly obey the Shannon principle, which demands the 
sampling speed to be at least two times of switching frequency. 
Consequently, the ADC module is suggested to be 
synchronized at double frequency of the PWM generator. In 
this way, the extra samples can compensate the asymmetric 
deviation from the actual value and eliminate the DC bias. 
Fig. 17 shows the output line-to-line voltage and three-
phase currents obtained from standalone operation of the 
proposed converter in inversion mode. The THD for the 
voltage and current waveforms in Fig. 17 that obtained from 
the FFT analysis are both lower than 1%, which are expected 
to meeting the IEEE and IEC harmonic standards. Besides, the 
peak line-to-line voltage of 295V is achieved from 200V DC-
link, which is beyond the DC utilization of 0.866pu for 
conventional two-level VSC. This confirms the claim made in 
this paper regarding the extended output voltage range of the 
proposed converter.  
 
(a)    
          
(b) 
 
 (c) 
Fig. 18 Phase voltage/current waveforms of the ACVD-VSC under 
different load conditions (5ms/div): (a). phase voltage (100V/div) and 
phase current (10A/div) with 22ȍ resistive load; (b). phase voltage 
(100V/div) and phase current (5A/div) with 22ȍ ȝ)FDSDFLWLYH
load; (c). phase voltage (100V/div) and phase current (10A/div) with 
15ȍ +30mH inductive load. 
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Fig. 18(a)-(c) are presented to demonstrate the operability 
of the proposed ACVD converter as islanded inverter with 
resistive, capacitive and inductive loads. These plots have 
shown that this converter is able to operate under these 
operating conditions, without any noticeable difficulty or 
deterioration in its performance. 
Fig. 19(a) presents the snapshot of the load neutral point 
voltage relative to ground which is fixed at negative DC bus. 
It is observed that the CM voltage has no DC component and 
holds bi-polar nature that switches around zero (real ground). 
This reduces the insulation requirement on the load connected 
to the AC side of this converter as previously stated. The 
energy conversion efficiency of the proposed converter as 
standalone inverter with resistive load is assessed compared 
with two-level inverter with the same DC-link voltage, 
modulation index and power rating. Fig. 19(b) has shown the 
efficiency comparison between the two converters. It is seen 
that the overall efficiency of the ACVD inverter is marginally 
lower than the two-level inverter. This is because the current 
stresses are nearly the same for the two converters in this 
application. 
 
(a)    
 
 (b) 
Fig. 19 CM voltage and efficiency examination for proposed converter: 
(a). CM voltage between DC ground and AC neutral (100V/div, 
ȝVGLY; (b). efficiency performance for standalone inverter mode. 
The feasibility of proposed converter for unity power 
factor rectifier application is also tested using the same 
prototype in Fig. 13(a). The AC input voltage is 150V-ĭ
(peak value), and DC output voltage is regulated at 200V with 
resistance of 47ȍ. In this demonstration, the control system 
for rectifier operation depicted in Fig. 12 is used. The DC 
output voltage, input phase current and grid voltage 
waveforms are displayed in Fig. 20. It can be observed that the 
input AC current is in phase with grid voltage.  
 
Fig. 20 Grid voltage (100V/div), phase current (5A/div) and DC output 
voltage (100V/div) for ACVD rectifier with 47ȍ load (5ms/div). 
Based on the results obtained for inverter and rectifier 
operations demonstrated in this section, the bidirectional 
operation ability of the proposed ACVD converter is proved.    
It can be summarized that the proposed ACVD converter is 
qualified as a four-quadrant voltage source converter under 
various conditions with extended AC voltage output range, 
high power density (twice of the output of the two-level 
topology from the same input DC link), and high conversion 
efficiency. Besides, the CM voltage can be suppressed to zero 
DC component. Although extra current is generated from 
IBBC, the output power can be twice of that in two-level 
converter since the AC output voltage can be doubled, which 
means there is no appreciable degradation on efficiency 
performance for the ACVD-VSC. 
VII. CONCLUSIONS  
In this paper, the three-phase voltage source converter with 
AC side voltage-doubling and DC common mode voltage 
suppression features is proposed. Due to the introduced IBBC, 
the DC-link utilization is extended to 1pu on the phase voltage 
(twice of that in two-level voltage source converter). 
Consequently, the sizes of DC-link capacitor and interfacing 
transformer are greatly diminished. Due to the inherent ground 
on the negative terminal of DC-link, the DC component in CM 
voltage seen from the AC side neutral point can be avoided. It 
has been shown that reliance of the proposed converter on 
IBBC to synthesize negative half of the output voltage 
introduces second order harmonics in the AC side voltage and 
current when operated in open loop. The d-q SRF models of 
the proposed converter when operated in islanding or as a grid 
connected converter are presented, which are in further used to 
design the necessary control loops for fundamental power 
transfer and elimination of the second order harmonic 
distortions observed during open loop operation. This paper 
also described the converter operating principle and brief 
assessments of the voltage and current stresses on the 
semiconductor switches of the proposed converter. 
Experimental results have substantiated the claimed attributes 
of the proposed ACVD-VSC, including its four-quadrant 
operation. 
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